Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home

7 Series FPGAs

Reply
Topic Options
ajayvenkatesan
Visitor
ajayvenkatesan
Posts: 3
Registered: ‎07-20-2010
0

Virtex 7 IDELAY AND IDELAYCTRL INSTANTIATION

Options

‎02-17-2012 10:59 AM

Hi,

I have a preliminary design where I have a set of IDELAY modules along with one IDELAYCTRL instantiated in another module "TOP". Now this module "TOP" is instantiated 8 times in the design. I have defined a iodelay group for each instantiation of "TOP" which in this case is u_adc_port. 

 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_33" IODELAY_GROUP = adc_1_port_0_grp;
INST "u_adc_dac_tst/u_adc_interface/u_adc_port_1/U_33" IODELAY_GROUP = adc_1_port_1_grp;
INST "u_adc_dac_tst/u_adc_interface/u_adc_port_2/U_33" IODELAY_GROUP = adc_1_port_2_grp;
INST "u_adc_dac_tst/u_adc_interface/u_adc_port_3/U_33" IODELAY_GROUP = adc_1_port_3_grp;

INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_0/U_33" IODELAY_GROUP = adc_2_port_0_grp;
INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_1/U_33" IODELAY_GROUP = adc_2_port_1_grp;
INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_2/U_33" IODELAY_GROUP = adc_2_port_2_grp;
INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_3/U_33" IODELAY_GROUP = adc_2_port_3_grp;

 

While running PAR for the design, the following are the errors the arise during the mapping phase:

 

map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_3/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_3_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_2/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_2_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_1/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_1_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_0/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_0_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_3/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_3_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_2/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_2_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_1/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_1_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR 

MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_0_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name.

 

Can you tell me what I am doing wrong here. Also I would also like to know if I have to specify the group name just before instantiation of each IDELAYCTRL module in the design which is 8 times in my design. I have a hierarchical design with the module "TOP" containing instantiations of IDELAYCTRL and IDELAY modules and which is instantiated 8 times.

Thanks
Message 1 of 6 (1,755 Views)
 
Reply
Please use plain text.
 
Xilinx Employee
Xilinx Employee
ywu
Posts: 2,861
Registered: ‎11-28-2007
0

Re: Virtex 7 IDELAY AND IDELAYCTRL INSTANTIATION

Options

‎02-18-2012 10:48 AM

You need to apply the same IODELAY_GROUP name on all IDELAYs assoiciated with a particular IDELAYCTRL.

 

ajayvenkatesan wrote:

Hi,

I have a preliminary design where I have a set of IDELAY modules along with one IDELAYCTRL instantiated in another module "TOP". Now this module "TOP" is instantiated 8 times in the design. I have defined a iodelay group for each instantiation of "TOP" which in this case is u_adc_port. 

 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_33" IODELAY_GROUP = adc_1_port_0_grp;
INST "u_adc_dac_tst/u_adc_interface/u_adc_port_1/U_33" IODELAY_GROUP = adc_1_port_1_grp;
INST "u_adc_dac_tst/u_adc_interface/u_adc_port_2/U_33" IODELAY_GROUP = adc_1_port_2_grp;
INST "u_adc_dac_tst/u_adc_interface/u_adc_port_3/U_33" IODELAY_GROUP = adc_1_port_3_grp;

INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_0/U_33" IODELAY_GROUP = adc_2_port_0_grp;
INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_1/U_33" IODELAY_GROUP = adc_2_port_1_grp;
INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_2/U_33" IODELAY_GROUP = adc_2_port_2_grp;
INST "u_adc_dac_tst1/u_adc_interface/u_adc_port_3/U_33" IODELAY_GROUP = adc_2_port_3_grp;

 

While running PAR for the design, the following are the errors the arise during the mapping phase:

 

map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_3/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_3_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_2/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_2_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_1/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_1_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst1/u_adc_interface/u_adc_port_0/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_2_port_0_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_3/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_3_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_2/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_2_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR  MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_1/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_1_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name. New
map ERROR 

MapLib:1114 - IDELAYCTRL symbol "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_33" (output signal=<none>) has IODELAY_GROUP property "adc_1_port_0_grp". But the design does not contain DELAY element with the same IODELAY_GROUP name.

 

Can you tell me what I am doing wrong here. Also I would also like to know if I have to specify the group name just before instantiation of each IDELAYCTRL module in the design which is 8 times in my design. I have a hierarchical design with the module "TOP" containing instantiations of IDELAYCTRL and IDELAY modules and which is instantiated 8 times.

Thanks



Cheers,
Jim
Message 2 of 6 (1,743 Views)
 
Reply
Please use plain text.
 
ajayvenkatesan
Visitor
ajayvenkatesan
Posts: 3
Registered: ‎07-20-2010
0

Re: Virtex 7 IDELAY AND IDELAYCTRL INSTANTIATION

Options

‎02-20-2012 12:32 PM

Hi Jim,

Thanks for the reply. Could you let me know how do I put a different name for each IDELAY module associated with a particular IDELAYCTRL. Do I include it in the module which instantiates a bunch of IDELAY modules along with the associated IDELAYCTRL.

Thanks

 

Ajay

Message 3 of 6 (1,733 Views)
 
Reply
Please use plain text.
 
Xilinx Employee
Xilinx Employee
ywu
Posts: 2,861
Registered: ‎11-28-2007
0

Re: Virtex 7 IDELAY AND IDELAYCTRL INSTANTIATION

Options

‎02-24-2012 04:24 AM

I assume you have IDELAY's instantiated in each adc_port? If yes, you can set IODELAY_GROUP on them in UCF as well like below.

 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay1" IODELAY_GROUP = adc_1_port_0_grp; 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay2" IODELAY_GROUP = adc_1_port_0_grp; 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay3" IODELAY_GROUP = adc_1_port_0_grp;

 

 

ajayvenkatesan wrote:

Hi Jim,

Thanks for the reply. Could you let me know how do I put a different name for each IDELAY module associated with a particular IDELAYCTRL. Do I include it in the module which instantiates a bunch of IDELAY modules along with the associated IDELAYCTRL.

Thanks

 

Ajay



Cheers,
Jim
Message 4 of 6 (1,708 Views)
 
Reply
Please use plain text.
 
davidhuo
Visitor
davidhuo
Posts: 4
Registered: ‎11-02-2012
0

Re: Virtex 7 IDELAY AND IDELAYCTRL INSTANTIATION

Options

‎11-06-2012 11:50 PM

ywu wrote:

I assume you have IDELAY's instantiated in each adc_port? If yes, you can set IODELAY_GROUP on them in UCF as well like below.

 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay1" IODELAY_GROUP = adc_1_port_0_grp; 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay2" IODELAY_GROUP = adc_1_port_0_grp; 

INST "u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay3" IODELAY_GROUP = adc_1_port_0_grp;

 

 

ajayvenkatesan wrote:

Hi Jim,

Thanks for the reply. Could you let me know how do I put a different name for each IDELAY module associated with a particular IDELAYCTRL. Do I include it in the module which instantiates a bunch of IDELAY modules along with the associated IDELAYCTRL.

Thanks

 

Ajay




I met the same problem, but I use Vivado to PR, Should I set  the IODELAY GROUP in XDC? 

Message 5 of 6 (894 Views)
 
Reply
Please use plain text.
 
davidhuo
Visitor
davidhuo
Posts: 4
Registered: ‎11-02-2012
0

Re: Virtex 7 IDELAY AND IDELAYCTRL INSTANTIATION

Options

‎11-12-2012 06:42 PM

In XDC file the command should be like this:

 

set_protperty IODELAY_GROUP IODELAY_MIG [get_cells u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay1]

set_protperty IODELAY_GROUP IODELAY_MIG [get_cells u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay2]

set_protperty IODELAY_GROUP IODELAY_MIG [get_cells u_adc_dac_tst/u_adc_interface/u_adc_port_0/U_idelay3]

...

Message 6 of 6 (842 Views)
 
Reply
Please use plain text.