Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
mamisadegh3
Posts: 32
Registered: ‎09-19-2010
0

ZYNQ - UG585 - problem with OCM memory map

In Chapter 29 of Zynq TRM you see some tables represtating sample memory maps for OCM and DRAM.

 

Now there is some thing i don't understand about this tables.

 

e.g. in table 29-1 , which shows initial OCM/DDR address map,

we can see that address range 00080000 to 000fffff is reserved for ACP/CPUs but not for Other masters

 

What does it mean?

 

Does it mean that only "other masters" can have access to first 512Kbytes of DRAM?

where does the DRAM begin in this example? at 00080000 or 00100000?

 

Thanks