- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic to the Top
- Bookmark
- Subscribe
- Printer Friendly Page
Creating a hard macro from HDL
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-09-2008 11:02 AM
Hi!
Is is possible to describe a circuit with HDL and then turn it into a hard macro? If yes, how?
thanks,
Hooman
Solved! Go to Solution.
Re: Creating a hard macro from HDL
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-09-2008 12:06 PM
Yes you can create a Hard Macro, take a look at the FPGA Editor Help Guide from the link below, it has a whole section on macros:
http://toolbox.xilinx.com/docsan/xilinx10/help/ise
You can also to get this from the website by going to:
www.xilinx.com->Documentation->Design Tools Tab->ISE Foundation / ISE WebPACK->Select Preferred Version-> ISE Software Manuals
Re: Creating a hard macro from HDL
[ Edited ]- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
07-08-2008 05:27 AM - edited 07-08-2008 05:28 AM
Yes thanks.
But what I really needed at that point was something like these:
http://www.xilinx.com/support/answers/10901.htm
and
http://www.soe.ucsc.edu/classes/cmpe225/Fall01/har
Re: Creating a hard macro from HDL
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
09-03-2010 02:22 PM
I noticed that in http://www.xilinx.com/support/answers/10901.htm, it states that using routed hard macros will increase your PAR time. Why is that so? Doesn't it need to do less work, since some of the circuit is already PARed.
Also, will PAR move the macro as a contiguous unit around, and try to fit it in a location where it can legally go (i.e. all of the required routing wires, pips, and slices exists for that macro).
Re: Creating a hard macro from HDL
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
12-27-2011 07:54 PM
blingerlive wrote:
I noticed that in http://www.xilinx.com/support/answers/10901.htm, it states that using routed hard macros will increase your PAR time. Why is that so? Doesn't it need to do less work, since some of the circuit is already PARed.
I can't speak for Xilinx's software specifically, but most routing algorithms work by picking a net that isn't yet routed, picking a route for it, and then "ripping up" any already-routed nets that use resources along that path. The ripped-up routes are then put back in the set of nets to be routed.
When you have a hard macro, the router can't "rip up" any routes that are part of it. So, I would guess, it just tries again. If you've used too many routing resources in your hard macro, this process of repeatedly guessing might take a very long time (perhaps forever!).











