Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Newbie
bm810978
Posts: 1
Registered: ‎08-14-2007
0

Problem with core simulation...

Hello friends
 
I downloaded a JPEG Compressor from http://www.opencores.org/projects.cgi/web/jpeg/overview...
I have some problem to simulate it with ISE Foundation...Is there any one can help me?
I need it heavily...
 
 
thx a lot
Expert Contributor
blackkeymaestro
Posts: 54
Registered: ‎08-01-2007
0

Re: Problem with core simulation...

Hi Amir,

If you can characterize the problem a bit more, I would be glad to help. 

Before performing simulation on a "foreign" design, it's helpful to see whether all your source dependencies have been taken care of.  You can verify this by making sure that the source hierarchy in the Sources window looks correct.  Also, run implementation (at least up to Map) to make sure that your design can synthesize and that all black boxes (cores) can be resolved. 
Expert Contributor
three.jax
Posts: 36
Registered: ‎07-31-2007
0

Re: Problem with core simulation...

What version of Foundation are you using?  What simluation tool.... If it's the Foundation Simualator - Pre- 4.2i then it will likely take much effort to get the opensource core to work.  blackkeymaestro is right on track with the suggestion to run through MAP to be sure that the disign will work from an FPGA Perspective.
Expert Contributor
illogical
Posts: 9
Registered: ‎08-08-2007
0

Re: Problem with core simulation...

Hello Amir,

Running through Translate (NGDBuild) should pull all of your netlists (which that core is using) into one NGD file.  When NGDBuild is parsing these netlists it will report on any apparent problems it sees.  This will also enable you to do a Post-Translate simulation and everything should work fine.  If you try to run a behavioral simulation, then the tools do not know how that core should behave.  A behavioral simulation actually uses the simulator to compile the HDL source. ISE Simulator (ISIM) is looking at that netlist as a black box.  For most of the cores that are designed to work with Xilinx tools, the cores have a behavioral model.  This behavioral model instructs the simulator how that black box will behave.  With this core that you are trying to use, you cannot expect to have a behavioral model automatically generated.  Try just running with a Post-Translate simulation.

-Ill