06-05-2012 06:43 AM
if you work with some of DSPs or MicroProcessors, you know you could check GPIO status by Boundary scan via JTAG Interface.
So my question is that is it possible to do the same with XC9500XL CPLD Families via their JTAG interface? if its possible HOW can I do it?
Tangs 4 help (^_^)
Solved! Go to Solution.
06-08-2012 01:44 PM
Yes this is absolutely possible in the hardware.
However Xilinx does not provide software to implement this boundary scan testing. Xilinx does provide boundary scan files for all of their devices (BSDL files). You need to find a 3rd party tool that will load in these BSDL files and then can drive your JTAG pins on your board to do the testing you desire.