Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Newbie
pfgroves
Posts: 1
Registered: ‎02-03-2012
0

XC2C64 CPLD too many asynch sets/resets?

Hello,

 

I'm trying to use an XC2C64 as a SPI slave to interface to an MCU. However the compiler complains that I have "too many asychronous sets/resets" in my design -- but I only have 1 as far as I can tell!

 

I'm using the standard pattern:

 

process ( clk, reset )
  begin
    if reset = '0' then
      outptx <= ( others => '0');
    elsif rising_edge ( clk ) then

blah...

 

What am I doing wrong?

 

Paul

Expert Contributor
joelby
Posts: 1,055
Registered: ‎10-05-2010
0

Re: XC2C64 CPLD too many asynch sets/resets?

How wide is outptx? Each bit will require one asynchronous set/reset, so perhaps these contribute to the overall count?
Expert Contributor
gszakacs
Posts: 5,253
Registered: ‎08-14-2007
0

Re: XC2C64 CPLD too many asynch sets/resets?

The CoolRunner II data sheet seeoms to say that any number of flip-flops in the same

function block can share the same async set or reset terms.  So if you really have only

one reset signal, you should not run into this error.  Do you have any non-clocked

processes that may have inadvertently created SR latches?  If so those are the more

likely culprits.  You could look into the fitter report to get more details of the logic created.

If you can't seem to locate the problem, you could post your code to see if someone

else can find it.

 

-- Gabor

-- Gabor
Visitor
vanidasari
Posts: 5
Registered: ‎02-14-2012
0

Re: XC2C64 CPLD too many asynch sets/resets?

Hi,

 

I am new to the picoblaze and coolrunner II CPLD. Can anyone please explain the implementation of picoblaze on coolrunner II CPLD and also how can we select the perticular coolrunner or how we come to know the particular memory size is if sufficient to implement picoblaze

 

If possible could you kindly provided with a simple guide or explanation on how the core implemented within the Coolrunner II CPLD. If possible could you suggest any resources that I may look at in order to better understand the working of the PicOBlaze core.

 

Appreciated if any one give me the solution.

 

Thanks in advance

Expert Contributor
eteam00
Posts: 7,505
Registered: ‎07-21-2009
0

Re: XC2C64 CPLD too many asynch sets/resets?

Please do not open an unrelated discussion topic in an existing forum thread.  Instead, please create a new thread (using the "new message" button:

 

For information on PicoBlaze, including CoolRunner II design, navigate to the PicoBlaze Lounge.  You will need a Xilinx website ID (or registration) to "enter" the PicoBlaze Lounge.

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
Expert Contributor
gszakacs
Posts: 5,253
Registered: ‎08-14-2007
0

Re: XC2C64 CPLD too many asynch sets/resets?

There is also a PicoBlaze Forum, which is the proper place to post your question.

-- Gabor
Visitor
vanidasari
Posts: 5
Registered: ‎02-14-2012
0

Re: XC2C64 CPLD too many asynch sets/resets?

Sorry, I will start a new thread.