Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Administrator
jgoedde
Posts: 39
Registered: ‎04-12-2010
0

Xilinx® Training on CPLD Design

[ Edited ]
Fundamentals of CPLD Design

This comprehensive course provides you with an introduction to designing with Xilinx CPLDs by using the ISE series software tools. You will learn the basics of ISE software flow and how to interpret CPLD reports for optimum performance designs. This course covers ISE features such as the Constraints Editor and PACE. - Test Your Knowledge

Read Customer Reviews for this Course

 

Designing for Performance for CPLD

Designing for Performance for CPLDs is an intermediate-level course that provides a comprehensive overview of the CPLD software flow. By applying the techniques presented in this course, you will be able to enhance design performance and make the best possible use of Xilinx CPLD architectures. - Test Your Knowledge

Read Customer Reviews for this Course