Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
wzk6_3_8
Posts: 12
Registered: ‎08-22-2011
0

FC speed negotiation problem

In ISE11.4, we want to implement two FC cores  in V5 (with speed negotiation) via one GTX_DUAL(UG198). However, GTX may dynamically change the line rate via DRP. 

My question is that   ( we have to issue a GTXRESET in GTX_DUAL to ensure that all changing attributes of one GTX  take effect,  while GTXRESET is global between two GTXs in GTX_DUAL? 

Another question is that we do not know exactly the reset steps after DRP?