Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Newbie
alexj7
Posts: 1
Registered: ‎08-24-2010
0

SRIO lanes shuffling to optimize PCB layout

Hi experts,

 

I want to shuffle SRIO lanes by editing UCF serdes placement assignment for PCB layout optimization.

Is it OK or there are some restrictions that require strict serdes ordering?

Is there a better way to do it?

 

MTIA,

Alex

Expert Contributor
shuns
Posts: 111
Registered: ‎10-01-2008

Re: SRIO lanes shuffling to optimize PCB layout

Hi,

 

Would this AR help you?

 

http://www.xilinx.com/support/answers/30520.htm

 

This is something I had not tested before. Hope it will work for you.

 

-Yan Shun Li

Super Contributor
samcossais
Posts: 110
Registered: ‎12-07-2009
0

Re: SRIO lanes shuffling to optimize PCB layout

 


shuns wrote:

Hi,

 

Would this AR help you?

 

http://www.xilinx.com/support/answers/30520.htm

 

This is something I had not tested before. Hope it will work for you.

 

-Yan Shun Li


Thank you very much !