Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
sumanthhv
Posts: 30
Registered: ‎07-28-2008
0

problems with GTP

dear forum members,

 

I've implemented a custom serial protocol, using GTP's on SPARTAN 6, LX100t. i'm using GTP0 of X0Y0 tile to transmit and receive data from 2 identical boards. The reference clocks to GTP are provided on REFCLK1(AF17, AE17 pins) on tile X1Y0 and its running at 125MHz. Both the boards are getting the clocks independently. This arrangement works and the connection is established at the link layer with one set of boards.

 

However, with another set of boards, the link is not coming up. Is this because i'm using REFCLK1 on tile X1Y0? Will it help if i use GTP1 on tile X1Y0, instead of GTP0 on tile X0Y0? I dont have any clock on REFCLK0 (AE11, AF11 pins) on GTP0 X0Y0 tile.

 

regards,

Sumanth.

Xilinx Employee
mcgett
Posts: 3,513
Registered: ‎01-03-2008
0

Re: problems with GTP

The REFCLKS an be shared between the GTP sites as your are doing, so this is not the root cause of your problem.
------------------------------------------------------------------
Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com