Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
manvarjay
Posts: 36
Registered: ‎03-26-2012
0
Accepted Solution

Change in verilog file not helping hardware co-simulation.

Hello There,

I am trying to glow some LEDs with hardware co-simulation using system generator. I am getting proper output when I make change in i/p file (input to gateway in) and when I change my verilog file (which is assigned to black box), the simulation works properly but at the output of the hardware block it shows me older values (the values correspond to the i/p when the hardware is generated), So can we change the output of hardware block by changing verilog file's content?

 

Thanks.

-

Jay Manvar.

-
Jay Manvar.
Regular Visitor
manvarjay
Posts: 36
Registered: ‎03-26-2012
0

Re: Change in verilog file not helping hardware co-simulation.

[ Edited ]

I got the answer from my friend that "In case of simulation, path of the the verilog file (attached with the black box) is directly given in config file" so whatever changes are done in verilog file is reflected in simulation, while in case of HW Cosim., generation of HW block refers the code of the verilog file at the time of generation, change in the code can not change the hardware, for that we need to generate HW block again after changing the code.

-
Jay Manvar.