03-30-2011 02:48 PM
This is a design question.
I recommend searching Google for some resources like opencores.org, which offer refernce designs and IP for common functions. They may also be able to help with this kind of solution as well.
Also you probably don't want to use AccelDSP, since it is no longer being developed by Xilinx.