DSP Tools

[mingxing00]

Hi:

I creat a model in System generator .After SG and creat a lot of file include a ISE project file.I load it in Xilinx ISE directly and synthesis.There has so much warnings and I donot know how to deal with them.Would anyone can help me, thanks very much!

*******************************************************************************

WARNING:Xst:2211 - "radar_cw.v" line 422: Instantiating black box module <xlpersistentdff>.

WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.

WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.

WARNING:Xst:37 - Detected unknown constraint/property "DONT_TOUCH". This constraint/property is not supported by the current software release and will be ignored.

WARNING:Xst:2211 - "radar.v" line 82760: Instantiating black box module <fr_cmplr_v5_0_67dec38a65c9196b>.

WARNING:Xst:2211 - "radar.v" line 82830: Instantiating black box module <fr_cmplr_v5_0_ffa55e474eacf6ce>.

WARNING:Xst:2211 - "radar.v" line 82934: Instantiating black box module <mult_11_2_5783342c3f1d337d>.

WARNING:Xst:2211 - "radar.v" line 82945: Instantiating black box module <mult_11_2_c89e9de6f8b5e418>.

WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'ce_2_sg_x0':

WARNING:Xst:2174 - These might be cores which have not been read

WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to radar_x0/mult1/comp1.core_instance1.

WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to radar_x0/mult1/comp1.core_instance1.

WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to radar_x0/mult/comp0.core_instance0.

WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to radar_x0/mult/comp0.core_instance0.

WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to radar_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_ffa55e474eacf6ce_instance.

WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to radar_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_ffa55e474eacf6ce_instance.

WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to radar_x0/fir_compiler_5_0/fr_cmplr_v5_0_67dec38a65c9196b_instance.

WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to radar_x0/fir_compiler_5_0/fr_cmplr_v5_0_67dec38a65c9196b_instance.

[eilert]

Hi,

when you run the netlist or bitstream creation directly from sysgen and then take a look at the reports (e.g. *.syr) you probably see the same messages.

The code created by sysgen is mainly some structural HDL description which causes the XST tool to create many black boxes that are replaced later on by generated coregen IP blocks. That's the way it goes, and so the warnings can be ignored. The other warnings about missing properties probably as well. Sometimes such stuff remains to ensure compatibility between different tool and IP-core versions.

The tool triangle Matlab/Simulink - sysgen - ISE is very complex and has many fragile dependencies.

So don't be irritated by a high number of Warnings as long as there are no Errors.

Give your code a try in some simulation (behavioral, post-PAR or even better: HW-Cosim) and if it works there try it on the FPGA.

Have a nice synthesis

  Eilert