Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
misiewl
Posts: 6
Registered: ‎01-06-2009
0

Shared memories and sample time

Hi, I am working on sampling a wav file and passing it to the board using FIFO blocks. I am using the Ffrom Wav file block in simulink outputing data in 4095 sample frames. Following this frame is passed to the Shared Memory Write block and read using Shared Memory read block. Right now in the cosim system there is nothing but the two registers connected together, no intermediate signal processing. When I run the simulation I look at the input frame and output frame on the scope, using the unbuffer blocks before inputs to the scope. The problem that I'm having is that they do not match up at all, the output from the board seems to have different frequency. I am aware this is probably issue with timing and what not, and if anybody could help it would be appreciated. 

 

 

Luke