Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
xardomain
Posts: 1
Registered: ‎12-12-2011
0

D-Type Flip flop with negated Q in Webise for a schematic capture

Sorry for the naive question, but how do I capture a schematic with a D and J-K FF that do have negated Q? I tried to draw the schematic with WebISE 13.3 and there is not such a thing readily available.
TIA.

Giuseppe Marullo

Expert Contributor
eteam00
Posts: 7,505
Registered: ‎07-21-2009
0

Re: D-Type Flip flop with negated Q in Webise for a schematic capture

Sorry for the naive question, but how do I capture a schematic with a D and J-K FF that do have negated Q? I tried to draw the schematic with WebISE 13.3 and there is not such a thing readily available.

 

Well, presuming that both a simple D-FF and a simple inverter exists, I would recommend following the D-FF Q output with an inverter.  As for the J-K-FF ... why would anyone wish to relive the 'glory' days of the 7473 ?

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.