Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
picks228
Posts: 4
Registered: ‎01-09-2012
0
Accepted Solution

Multiplexing

[ Edited ]
 
Xilinx Employee
bwiec
Posts: 1,005
Registered: ‎08-02-2011
0

Re: Multiplexing

Why not just use concatenation operators?
www.xilinx.com
Expert Contributor
rcingham
Posts: 2,010
Registered: ‎09-09-2010
0

Re: Multiplexing

quagga: process (Clk, Reset) is
begin
  if (Reset = '1') then
    Internal <= (others => '0');
  elsif rising_edge(Clk) then
    Internal <= In_D & In_C & In_B & In_A;
  end if;
end process quagga;

 Actually, the asynchronous reset is non-preferred, but is only moderately harmful.

 


------------------------------------------
"If it don't work in simulation, it won't work on the board."