05-15-2012 02:16 AM
I have a brand new board which has a buss between a Cypress Microcontroller and Spartan 6 FPGA. I am trying a loop code that can test if you can loop data from Microcontroller to the FPGA and back to the Microcontroller.
Now i am trying to test the results, so i am trying to setup Chipscope. I am using ISE 13.4. what i tried with was the following.
Step 1: I used the Core Generator. Not sure if i used the correct settings. Chose in ChipScope Pro ATC2(Agilent Trace Core 2) and tried ICON (ChipScope Pro - Integrated Controller) I generated both those choices. I don't quit know what to chose in the LogiCore window.
I either don't know what is suitable for my case ICON, ILA, AC2 etc.
Step 2: After guessing around i generate the cores and i include it in the Design window with the others. Then i rerun everything.
Step 3: Now i should have a new bit file so i generate it and put it on the FPGA via iMPACT.
Step 4: In the ChipScope Pro analyzer i try to import the cdc file that i generated in Core Generator but it says Invalid or missing Core types.
So i am totally confused and would be very greatfull for a step by step tutorial/help
Thanks in advance
05-19-2012 09:15 AM
Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com