Sign In
Don't have a Xilinx account yet?
Choose to receive important news and product information
Gain access to special content
Personalize your web experience on Xilinx.com
Create Account
Username
Password
Forgot your password?
X
Close Panel
Sign In
Language
Documentation
Downloads
Contact Us
Advanced Search
About Xilinx
Buy
Support
Applications
Products
Design Tools - Others
Go To
Xilinx User Community Forums
PLD Blog
General Discussion
New Users
General Technical Discussion
Forum Usage
Silicon Devices
Virtex® Family FPGAs
Spartan® Family FPGAs
7 Series FPGAs
CPLDs
Silicon Devices - Others
Design Tools
Vivado TCL Community
Installation and Licensing
Design Entry
Simulation and Verification
Synthesis
Implementation
Timing Analysis
Hierarchical Design
Design Planning
Design Tools - Others
Archived ISE issues
Embedded Solutions
Embedded Development Tools
Embedded Processors and Peripherals
Embedded Linux
PicoBlaze
DSP Solutions
DSP Tools
Digital Signal Processing - IP and Algorithms
Boards and Kits
Xilinx Boards and Kits
3rd Party/Other Boards and Kits
Intellectual Property
PCI Express
Connectivity
MIG
System Logic
Community
Category
Board
Users
Advanced
Register
·
Sign In
·
Help
Xilinx User Community Forums
:
Xilinx Products
:
Design Tools
:
Design Tools - Others
:
interconnect summary
Reply
Topic Options
Subscribe to RSS Feed
Mark Topic as New
Mark Topic as Read
Float this Topic to the Top
Bookmark
Subscribe
Printer Friendly Page
«
Message Listing
«
Previous Topic
Next Topic
»
p_marolia
Newbie
Posts: 2
Registered:
10-25-2007
0
interconne
ct summary
Options
Mark as New
Bookmark
Subscribe
Subscribe to RSS Feed
Highlight
Print
Email to a Friend
Report Inappropriate Content
10-26-2007
01:54 PM
Is there a tool which can give me a count of number of local and global interconnect lines being used in my design? I could use FPGA editor to actually see these lines but I am trying to find a summarized report.
Thank you,
-Pratik
«
Message Listing
«
Previous Topic
Next Topic
»
