Community
Design Tools
| Title | Posts | |
|---|---|---|
Vivado TCL Community
A board to discuss TCL usage in Vivado. Users are encouraged to share their scripting examples and questions.
Latest Topic - Combo cells connected to clock nets
| 374 | |
Installation and Licensing
A board to discuss topics involving installation, licensing, updates, and operating system support for all products in the Vivado™ Design Suite and the ISE Design Suite™.
Latest Topic - XPS v14.5 crashing on Linux and generate a coredum...
| 4459 | |
Design Entry
A board to discuss topics involving Xilinx tools for design entry and management, including Vivado™ IP Catalog, Project Navigator™, Core Generator™, Schematic Entry etc
Latest Topic - ERROR:sim:
| 3478 | |
Simulation and Verification
A board to discuss topics involving simulation and verification tools and flows, including XSIM and ISE Simulator™, 3rd party simulators, and formal verification.
Latest Topic - How to create a simple waveform
| 6878 | |
Synthesis
A board to discuss topics involving HDL synthesis tools and practices, including Vivado™ Synthesis, XST™, 3rd party synthesis tools, HDL coding practices and tips.
Latest Topic - Post-Trans
| 7891 | |
Implementation
A board to discuss topics involving design implementation tools and practices, including Vivado™ Implementation, Translate, Map, Place and Route, SmartXplorer, and FPGA Editor.
Latest Topic - what's difference between LOCAL_CLOC
| 6002 | |
Timing Analysis
A board to discuss topics involving timing analysis including tools and best practices, including Timing closure and XDC Timing Analyzer™, TRACE™, Timing Constraints, and Speed Files.
Latest Topic - Clock conceptual doubt
| 4231 | |
Hierarchical Design
A board to discuss Partitions, Partial Reconfiguration and Design Preservation flows.
Latest Topic - PR with partial bit files stored in DDR
| 746 | |
Design Planning
A board to discuss topics involving design planning tools and flows, including pin planning, floorplanning, TimeAhead, DesignAhead, and advanced design debugging.
Latest Topic - Manual Route to explore delay PUF
| 1597 | |
Design Tools - Others
A discussion board for tools not covered by the other existing boards including Vivado™ High-Level Synthesis (HLS) methodology and practices (covering C,C++, SystemC coding practices, architecture exploration, HDL generation, verification and integration) in ChipScope Pro, XPower Analyzer, iMPACT, and others.
Latest Topic - iMPACT crashes after creating ROM file
| 4235 | |
Archived ISE issues
A board containing archived posts, from before 2008, on ISE™ Foundation™, ISE™ WebPACK™, including design entry, Synthesis, Implementation etc. No new topics are being added but users can add information to existing topics.
Latest Topic - How can i use UART and Block RAM by XC3s50an
| 5084 |











