Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Contributor
nola94
Posts: 47
Registered: ‎11-04-2009
0

AR #34766 - Spartan-6 PLL - Incorrect Compensation Mode Set

I'm trying to implement a project in EDK 11.4 with the following features:

microblaze

xps_ll_temac

mpmc

interrupt

timer 

rs232

 

i follow xapp 1041 and avnet's (Xilinx Spartan-3A 1800 DSP Starter Board MicroBlaze ll_temac and lwIP Optimized for TCP/IP Performance) tutorial..


i'm facing timing failure...

 

i recently read the answer: 

AR #34766 - Spartan-6 PLL - Incorrect Compensation Mode Set

 i would like to ask if the timing failure is due to the PLL syste_synchronous compensation...?

 

Any ideas about how i can face this timing failure?