Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
qdi
Visitor
qdi
Posts: 12
Registered: ‎02-09-2012
0
Accepted Solution

AXI lite based peripheral with Interrupt

Greeting everyone. How can a AXI lite peripheral (HDL code) be made to interrupt the Microblaze? What's to be considered in such a design? Also, are there any reference designs for such a system? I greatly appreciate any pointers. Thanks in advance.

 

 

Visitor
mlefevre
Posts: 20
Registered: ‎01-18-2012

Re: AXI lite based peripheral with Interrupt

The interrupt signal is declared in the same way that a normal output in your HDL code.

To make EDK understand that this signal (let's call it MY_INTERRUPT) is an interrupt signal, you have to declare this line in the .mpd file of your custom IP, and make sure tha the level are compatible with the interrupt controler of your system.

 

PORT MY_INTERRUPT = MY_INTERRUPT, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH, INTERRUPT_PRIORITY = LOW

qdi
Visitor
qdi
Posts: 12
Registered: ‎02-09-2012
0

Re: AXI lite based peripheral with Interrupt

Thank you very  much for the reply. That answers my question.