Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
rvabdn
Posts: 25
Registered: ‎12-05-2008
0

Asymmetrical Data Ports on Block Ram

Hi I wonder if anyone can help me.

 

I would like to generate a dual ported blockram in my embedded ublaze system with different data widths on each port.  

 

I know that I can do this with a coregen blockram but when I use the IP catalog in EDK I don't see the option for different data widths.

 

The only option I can see right now is to generate the block ram I need from coregen and use external ports from the embedded system to connect to it.

 

Any tips?

 

Thanks

 

Richard