- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic to the Top
- Bookmark
- Subscribe
- Printer Friendly Page
Custon FPGA board for AXI project
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-20-2011 10:00 AM
Hello all,
I am trying to add a new custom board to the EDK.12.4 It works fine with the PLB bus but XPS does not show my board if I want to build AXI based design. Does anyone had similar problem?
Is there any way how to build AXI designs in XPS on the custom boards? I do not know what to search for, since there is no error message. The board just do not show in the menu.
Thank for any help...
Jan
Re: Custon FPGA board for AXI project
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-20-2011 03:05 PM
Re: Custon FPGA board for AXI project
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-23-2011 12:15 AM
Hi,
I am trying to use Spartan6 FPGA, therefore it should not be a problem.
I am placing here minimalistic version of xbd I made. This version works fine for PLB but the board do not show if I choose AXI.
ATTRIBUTE VENDOR = Experiment
ATTRIBUTE NAME = Experiment
ATTRIBUTE REVISION = A
ATTRIBUTE DESC = Experiment
ATTRIBUTE LONG_DESC = 'Experiment'
BEGIN IO_INTERFACE
ATTRIBUTE INSTANCE = clk_1
ATTRIBUTE IOTYPE = XIL_CLOCK_V1
PARAMETER CLK_FREQ = 200000000, IO_IS = clk_freq, RANGE = (200000000) # 100 Mhz
PORT USER_SYS_CLK_P = SYS_CLK_P, IO_IS = ext_clk, DIFFERENTIAL_POLARITY = P
PORT USER_SYS_CLK_N = SYS_CLK_N, IO_IS = ext_clk, DIFFERENTIAL_POLARITY = N
END
BEGIN FPGA
ATTRIBUTE INSTANCE = fpga_0
ATTRIBUTE FAMILY = spartan6
ATTRIBUTE DEVICE = xc6slx45t
ATTRIBUTE PACKAGE = fgg484
ATTRIBUTE SPEED_GRADE = -2
ATTRIBUTE JTAG_POSITION = 1
PORT sys_clk_p = SYS_CLK_P, UCF_NET_STRING = ("LOC = K21", "IOSTANDARD=LVDS_25", "DIFF_TERM = TRUE")
PORT sys_clk_n = SYS_CLK_N, UCF_NET_STRING = ("LOC = K22", "IOSTANDARD=LVDS_25", "DIFF_TERM = TRUE")
PORT sys_rst = sys_rst, UCF_NET_STRING = ("LOC = H8", "IOSTANDARD=LVCMOS15", "PULLUP", "TIG")
END
Thanks for any sugestions.
Jan
Re: Custon FPGA board for AXI project
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-23-2011 08:04 AM
The Base System Builder board format has changed for AXI.
Read chapter 16 of the Embedded System Tools Reference Manual - http://www.xilinx.com/support/documentation/sw_man
Re: Custon FPGA board for AXI project
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-31-2011 06:05 AM
Hi,
Thanks for your reply. I check the documentation and I wanted to try mpdx tool. So I downloaded files from http://www.xilinx.com/support/answers/38690.htm to make sure that there will be no typo in the input data. However, when i wrote the command mpdx -mpd_data board -ipx_data rtl sp605.mpd nothing happened.
There is no error output nor any new file created. Do you have any idea, what could be the source of the problem? Are there any special requirements for the mpdx tool? I tried to find something on the internet but without any success.
Jan
Re: Custon FPGA board for AXI project
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
09-22-2011 07:21 AM
Is there any guidance available for producing custom board descriptions using the IPXACT scheme. And is there a way of reading the existing XBD2[IPXACT] board descriptions which come with evm's











