Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Super Contributor
k-50
Posts: 100
Registered: ‎08-16-2008
0

NPI port width

Hello! I use mpmc v6.02 with SD SDRAM (32-bit). Can I use 32 bit data width NPI port? In mpmc,pdf in restriction section (page 185) sad that if npi is 32 bit - sdram should be 64 bit. Is it mandatory? So how 32 bit XCL works(it also use NPI port)?

Xilinx Employee
dylan
Posts: 403
Registered: ‎07-30-2007
0

Re: NPI port width

I do not seen any requirements like that on page 185.  The restrictions on that page only describe how the NPI signaling reacts under certain width combinations.

 

I hope this helps,

Dylan

Super Contributor
k-50
Posts: 100
Registered: ‎08-16-2008
0

Re: NPI port width

[ Edited ]

good operation and faultHi! I have implemented 32 bit NPI module. I can read/write data to sdram with no errors, but sometimes there are faults. I don't know what happens. My FSM from NPI side can't assign such signals (at least in simulation). I wonder that NPI outputs also takes very strange values during this fault. What may be wrong? P.S. I use 32 bit sdram. MPMC_Clk0, PLB Ccock , my npi module clock = 100Mhz from the same DCM. I use 4 NPI ports simultaneously

 

debug.png

Xilinx Employee
dylan
Posts: 403
Registered: ‎07-30-2007
0

Re: NPI port width

Your init_done is going low, which indicates a reset of some type.  This could come from your MMCM//PLLs losing lock, IDELAYS coming not ready or external reset.

 

Dylan

Super Contributor
k-50
Posts: 100
Registered: ‎08-16-2008
0

Re: NPI port width

[ Edited ]

Yes, my PLL losing lock.