Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
anandraman
Posts: 2
Registered: ‎03-03-2011
0

Re: Open SPARC EDK project

hi all,

 

i need a help regarding openSparc t1 processor.

 

My aim is to implement one core of the OpenSparc processor into the Xilinx FPGA.

 

I have downloaded and extracted the openSPARCT1.1.7.tar.bz2 and openSPARCt1.1.5.tar.bz2

 

Could you please tell me how can i download the RTL code of 1 core into FPGA using Xilinx.

 

Please explain step by step so that a begineer like me can understand it properly

 

Visitor
rachavidya
Posts: 10
Registered: ‎07-07-2011
0

Re: Open SPARC EDK project

Wow, i'm working on it now

When I've had the answers, I'd like to share it here 

Wish me luck

:D

Visitor
piyushkhurana21
Posts: 3
Registered: ‎04-20-2012
0

Re: Open SPARC EDK project

Hi,

 

I am also trying to implement the OpenSPARCT1 1.7 on my Xilinx FPGA XC5VLX110T. My aim is to run either the Single core 1-Thread or 4-Thread on FPGA and then boot the Solaris OS.

I am trying ot run the EDK Project already defined and along with the default Synplicity generated netlist. But I am unable to generate the bit-stream.

If you have already completed your project, could you please share some information with me?

Visitor
piyushkhurana21
Posts: 3
Registered: ‎04-20-2012
0

Re: Open SPARC EDK project

Hey, are you succesful with your SPARC Implementation?

Is it possible to run OpenSPARC EDK Project directly on FPGA by simply using the pre-defined EDK Project along with Synplicity generated net-list, without implementing the simulation and synthesis as described in the DV_guide?