Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
200982
Posts: 36
Registered: ‎10-27-2011
0

PLB wrFIFO and ByteEnable?

Hallo,

 

I'm using a PLB wrFIFO to get my data. As I tested, there wasnt a Byte_Enable transmitted when I pop from FIFO.

Still, PLB_Byte_Enable is transmitted from TopLevel.vhd to wrpfifo.top and further to ipif_control_wr_dre. But I dont understand what's happening there.

 

So anyway. Is it possible to use PLB wrFIFO and receive Byte_Enable information when popping from FIFO?

 

thx