Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
jonkar
Posts: 5
Registered: ‎03-30-2012
0

Zynq: shared DRAM between PL and PS

Hi,

We have a custom a board with a Zynq chip and we will use a dedicated part of the DDR3 memory as shared memory between the PL and PS.

 

We use the area that is already reserved in function xilinx_memory_init() -> memblock_remove((0xF000000, 0x1000000). I want to make sure that this area is not cached, but I find it hard to obtain information about this. Does anyone know if memory that is reserved by using memblock_remove is cached?

 

In the PS we will use the memory in user space by mapping it using mmap.

 

Thanks in advance!

//Jonas

Expert Contributor
linnj
Posts: 1,038
Registered: ‎09-10-2008
0

Re: Zynq: shared DRAM between PL and PS

This was used at one time for a video frame bufffer so I don't think it was cached (not 100% sure). This could go away in the future too as the video frame buffer is being reserved on the kernel command line now.

This call is only telling the kernel to leave it alone as the mmap call could setup memory with caching or without, but I'm never real clear on if that will work (O_SYNC) or not.

Thanks.

Thanks.
John Linn