Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
arun_ajs
Posts: 9
Registered: ‎03-09-2012
0

BRAM with AXI and peripheral interface

I have a microblaze system with a block ram on the AXI memory map.

I also have a set normal address,data and control ports.

 

I am writing data to the BRAM using software thru AXI.

But I wish to read data thru the normal ports in custom ip.

 

Is the data output of the BRAM registered?

I mean will the data be available on the output lines one/two cycles after i give the address if the enable is tied high.