Embedded Processors and Peripherals

[codewarrior1241]

Hi all,

I'm wondering if anyone knows how to handle this... Basically, I've created and tested a nice System Generator core that incorporates the new AXI-Streaming FIFO block. So, I have a streaming interface for my IP, and I want to connect it to my XPS processor. Unfortunately I'm not able to use any of the 16 built-in AXI-Streaming interfaces, and this cannot change.

Basically, I have to connect my SysGen streaming IP to a regular, bursty AXI4 interface. Is there an accepted and proper way of doing this in XPS? Using the virtual FIFO controller peripheral doesn't seem to be working...

[bwiec · Accepted solution]

You probably want to look into the AXI Datamover core in EDK or AXI DMA core if you're going to memory

[codewarrior1241]

The datamover core is exactly what I was looking for. This will let me bridge the streaming/memory-mapped domains without having to design in DMA proper. I just wanted to read out of the streaming interface whenever it was convenient for me to take samples. Thanks so much for your help and for the reply!