Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
kienthenguyen
Posts: 11
Registered: ‎05-21-2012
0

Insert line number and CRC functions of Triple -SDI IP core

Started out with xapp739 and xapp1075, video pass-through and send to DVI display port OK, in attempt to transmit video through the Triple SDI (using the Cook  CTXIL671 and ML605 boards),  the core transmitting port is configured to operate in HDSDI mode, held "tx_din_rdy", "tx_use_dsin",  "tx_inset_ln" and "tx_inset_crc" inputs high, and provided 11 bits line number stable as instructed in user guilde UG824.

Video input  is SMPTE 296M compliance, each video input line contains 1646 clock cycles;  eav sequence (4 words), 358 blank code words (X"040"), sav sequence (4 words), then 1280 video words (10 bits per Y, 10 bits per Cr, Cb). Observed at the Chipscope waveform, the Triple SDI did not insert line number or CRC (4 10-bits code words): video data come in at tx_video_a_y_in and tx_video_a_c_in input ports  do come out at tx_ds1a_out and tx_ds2_out output ports perfectly matched.

 

Anyone has prior experience about using these insert functions of the triple_SDI core ?

 

Thanks