Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
thomric2
Posts: 4
Registered: ‎07-06-2012
0

Issue communicating to BRAM via AXI BRAM CTRL

I took a working reference design and added a small 4k BRAM and AXI BRAM controller. I then sent it to the SDK and created the basic memory test, however the BRAM fails the memory test.

 

Is there something that I need to configure in the platform.c file to communicate with this BRAM?

 

Testing memory region: axi_bram_ctrl_localIM
    Memory Controller: axi_bram_ctrl
         Base Address: 0xdc000000
                 Size: 0x00001000 bytes
          32-bit test: FAILED!
          16-bit test: FAILED!
           8-bit test: FAILED!

Visitor
thomric2
Posts: 4
Registered: ‎07-06-2012
0

Re: Issue communicating to BRAM via AXI BRAM CTRL

I'm not sure if this is an issue, but for some reason the interconnect configuration says the BRAM controller does not support reads/writes and is grayed out so I can't make any changes to it.

 

axi_interconnect.png