Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
andrewsi
Posts: 20
Registered: ‎02-05-2012
0
Accepted Solution

Nexys 3 BSB package's memory mux controller seems pretty busted.

Has anyone had any success at all using the external memory mux IP that's included in the BSB files for the Nexys 3 board? I have followed the instructions to the letter, and while the PSRAM memory region passes the SDK's memory tests, I get nothng but solid failure when I test the memory region assigned to the parallel flash, or use the debugger to inspect its contents, it's garbage. I was hoping to use the SDK to generate some apps to store in flash and then just use the simple SREC loader to copy them to PSRAM to run, but since it can't successfully read the flash, I'm stuck. I have not even attempted to decipher the register interface it provides for the SPI flash. The Digilent Adept tool can successfully access and test the flash, but I find it very annoying that they can't even provide a simple sample app that will accomplish the same thing.
Visitor
andrewsi
Posts: 20
Registered: ‎02-05-2012
0

Re: Nexys 3 BSB package's memory mux controller seems pretty busted.

I should point out that I don't expect the memory test to write the parallel flash. I can write it fine with Adept but the read results within a generated EDK system are garbage and bear no relation to the written bytes.
Visitor
andrewsi
Posts: 20
Registered: ‎02-05-2012
0

Re: Nexys 3 BSB package's memory mux controller seems pretty busted.

Finally found the solution - and it was really simple (stupid on my part.) You need to write an FF to the flash part at the top of the bootloader to ensure that the chip is in standard "read" mode. The memory is then normally addressable/accessible and the bootloader works.