- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic to the Top
- Bookmark
- Subscribe
- Printer Friendly Page
Problem with a VDMA IP Core memory Mapped
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
10-04-2011 01:36 AM
PD: attached the ImprPant of the xps
I have a problem when I do a instance of VDMA v1.1. In the Adresses tab of XPS, I view that the core BUS named C_MPMC_BASEADDR is unmapedd but in the bus interface tab or ports tab I dont see this bus.
I only have disconnected the bus XIL_RD_MGENLOCK becouse the core is configurated in XSVI interface
Note: the instance of the core in mhs file is:
BEGIN vdma
PARAMETER INSTANCE = vdma_0
PARAMETER HW_VER = 1.01.a
PARAMETER C_BUS_INTERFACE = 1
PARAMETER C_DMA_TYPE = 1
PARAMETER C_USE_FSYNC = 1
PARAMETER C_BASEADDR = 0xcb400000
PARAMETER C_HIGHADDR = 0xcb40ffff
PARAMETER C_READ_GENLOCK_MODE = 0
BUS_INTERFACE XIL_VFBC = vdma_0_XIL_VFBC
BUS_INTERFACE XIL_RD_XSVI_IN = timebase_0_XSVI_OUT
BUS_INTERFACE SPLB = mb_plb
PORT xsvi_rd_clk_out = vdma_video_clk
PORT xsvi_rd_vsync_out = vdma_vsync
PORT xsvi_rd_hsync_out = vdma_hsync
PORT xsvi_rd_active_video_out = vdma_active_video
PORT xsvi_rd_data_out = vdma_data PORT IP2INTC_Irpt = vdma_0_IP2INTC_IrptEND
Problem with a VDMA IP Core memory Mapped
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
10-04-2011 01:37 AM
The ImprPant of Bus Interface Tab is:
Re: Problem with a VDMA IP Core memory Mapped
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
07-11-2012 04:47 PM
Hi,
Could you please let me know how did you generate this vdma core for PLB ?
Thanks











