Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
tanbakoo
Posts: 7
Registered: ‎09-06-2011
0

Problem with change in bsp ( config.h + make ) of vxworks + ML507

Hi

I have some question pls answere me.

1. In "ml507_bsb_ppc440_vxworks_proj_creation.pdf" and in "xapp1114.pdf" wrote that we must editing bsp ( config.h and make ) in any tetx editor . When SDK generate these files ..... Why we must change it manually ?

2. In these file changes describe very short pls explain for me these varibale ( it equal to wicth parameter from XPS outputs )

LOCAL_MEM_SIZE = ?                it is capacity of DDR2 ?

ROM_BASE_ADRS=?                  it is base address of Linear Flash ( BPI Flash ) ?

ROM_SIZE=?                                 it is size of final elf file (vxworks.elf) ? in those pdf it is not exactly equal to elf file size !!!

ROM_TEXT_ADRS=?                   in  "xapp1114.pdf" we read :

Note: The value of ROM_TEXT_ADRS is where the bootrom image is programmed within the flash. This
address is chosen so that the end of this image will be exactly at the end of the processor address space,
where the boot vector is located (0xFFFFFFFC).

but end of image when we use ((0xFFFFFFFF - ROM_SIZE) + 1) we have 0xFFF000000 with ROM_SIZE=0x00100000

equal to 0xFFFFFFFF not equal to 0xFFFFFFFC !!!

ROM_WARM_ADRS=?                 it is always ROM_TEXT_ADRS+4 ?

RAM_HIGH_ADRS=?

RAM_LOW_ADRS=?

BOOT_TLB_I=?                             what is different bitween 0xFFFF with 0xFFFE ?

 

please answere and explain any of above question that you know for me and other person have same questions.

Best Regards