Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Super Contributor
delbotero
Posts: 156
Registered: ‎03-25-2010
0

DDR3 ML605 simulation Memory Model

[ Edited ]

Hello,

 

 

Somebody has the memory model of the DDR3 memory of the ML605 development kit?

 

 

In Microns page I did not find it.

http://www.micron.com/products/dram/ddr3-sdram/ddr3-sdram-part-catalog#

 

I need it to simulate my system.

 

 

Thanks,

 

 

Regards,

 

 

 

DABG

Contributor
matthewkim.lockie
Posts: 13
Registered: ‎01-18-2012
0

Re: DDR3 ML605 simulation Memory Model

Have you got the simulation model?

I also need the DDR3 simulation model too.

 

Thanks,

Matthew

Expert Contributor
joelby
Posts: 1,056
Registered: ‎10-05-2010
0

Re: DDR3 ML605 simulation Memory Model

Does MIG have an entry for the ML605's DDR3 part? In my experience, MIG usually sticks the simulation model for supported parts somewhere in the generated files (ddr3_model.v or similar) so you don't need to find it yourself. Have a look at the sample design test bench to see what it instantiates.

 

I haven't used the ML605 or investigated closer, but this would be a good place to start if you haven't investigated it already.

Expert Contributor
rcingham
Posts: 2,010
Registered: ‎09-09-2010
0

Re: DDR3 ML605 simulation Memory Model

"MIG usually sticks the simulation model for supported parts somewhere in the generated files"

Yes, but it is usually worth searching the Interwebs to see if there is a more recent version of that model available.

------------------------------------------
"If it don't work in simulation, it won't work on the board."
Contributor
matthewkim.lockie
Posts: 13
Registered: ‎01-18-2012
0

Re: DDR3 ML605 simulation Memory Model

Thank you very much for the information.

 

I have tried that simulation model on my side but the model was not proper for the EDK system simulation.

They are not working well when I initialized the memory model on my verilog testbench.

But I am finding proper simulation model for the EDK system simulation.

 

Thanks again.

Matthew