- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic to the Top
- Bookmark
- Subscribe
- Printer Friendly Page
DDR3 ML605 simulation Memory Model
[ Edited ]- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
04-12-2012 10:18 AM - edited 04-12-2012 10:45 AM
Hello,
Somebody has the memory model of the DDR3 memory of the ML605 development kit?
In Microns page I did not find it.
http://www.micron.com/products/dram/ddr3-sdram/ddr
I need it to simulate my system.
Thanks,
Regards,
DABG
Re: DDR3 ML605 simulation Memory Model
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
04-17-2012 06:20 PM
Have you got the simulation model?
I also need the DDR3 simulation model too.
Thanks,
Matthew
Re: DDR3 ML605 simulation Memory Model
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
04-17-2012 07:19 PM
Does MIG have an entry for the ML605's DDR3 part? In my experience, MIG usually sticks the simulation model for supported parts somewhere in the generated files (ddr3_model.v or similar) so you don't need to find it yourself. Have a look at the sample design test bench to see what it instantiates.
I haven't used the ML605 or investigated closer, but this would be a good place to start if you haven't investigated it already.
Re: DDR3 ML605 simulation Memory Model
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
04-18-2012 02:32 AM
Yes, but it is usually worth searching the Interwebs to see if there is a more recent version of that model available.
------------------------------------------
"If it don't work in simulation, it won't work on the board."
Re: DDR3 ML605 simulation Memory Model
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
04-19-2012 01:41 AM
Thank you very much for the information.
I have tried that simulation model on my side but the model was not proper for the EDK system simulation.
They are not working well when I initialized the memory model on my verilog testbench.
But I am finding proper simulation model for the EDK system simulation.
Thanks again.
Matthew











