Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Newbie
bjzhangwn
Posts: 1
Registered: ‎05-19-2012
0

How I know bitstream relate to the hdl or netlist module

Hi,Now I have the requirement that I want to know how to relate the bitstream to the hdl module or netlist(edif file).

The most important module(for example alg core or core ip) is confidential and I want to identify it from the bitstream when we store the bitstream file,and the relate part of bitstrams store encrypt and the other part is normally stored.

Firstly,I want to use the partial reconfiguration, but support for SP6 is not good,So I want to find the other way. 

Expert Contributor
bassman59
Posts: 4,673
Registered: ‎02-25-2008
0

Re: How I know bitstream relate to the hdl or netlist module

As should be quite obvious, the netlist is only part of the story.

 

The other part is the placement done by the tools after synthesis.

 

So the asnwer to your question about relating bitstream particulars to an EDIF module or netlist is probably, "fuhgeddaboutit."


----------------------------------------------------------------
Yes, I do this for a living.