Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Expert Contributor
gszakacs
Posts: 5,253
Registered: ‎08-14-2007
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

It really sounds like something is wrong with the electrical interface if you need to invert the

data signal.  Have you tried Bob's suggestion of just routing Rx data to Tx Data to see if

the electrical interface is OK?

 

-- Gabor

-- Gabor
Expert Contributor
rcingham
Posts: 2,010
Registered: ‎09-09-2010
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

RS232 transceivers do a inversion between logic and RS232 levels.
Logic '0' = RS232 '+'
Logic '1' = RS232 '-'

------------------------------------------
"If it don't work in simulation, it won't work on the board."
Expert Contributor
eteam00
Posts: 7,505
Registered: ‎07-21-2009
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

- clock is not buffered but still works fine.

 

Try buffering the clock.  Use a BUFG.  Don't bother with anything else until you have tried this.

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
Expert Contributor
gszakacs
Posts: 5,253
Registered: ‎08-14-2007
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously


eteam00 wrote:

- clock is not buffered but still works fine.

 

Try buffering the clock.  Use a BUFG.  Don't bother with anything else until you have tried this.

 

-- Bob Elkind


I synthesized his code using ISE 13.4 and it automatically adds a BUFG on the 9600 baud clock

as well as the input clock.  This still appears to be an electrical issue.

 

-- Gabor

-- Gabor
Expert Contributor
eteam00
Posts: 7,505
Registered: ‎07-21-2009
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

[ Edited ]

I synthesized his code using ISE 13.4 and it automatically adds a BUFG on the 9600 baud clock

as well as the input clock.  This still appears to be an electrical issue.

 

Thanks, Gabor.

 

It would be reassuring if our friend Srinath could prove for himself that the necessary clock buffer is indeed present.  We have seen many designs in these forums where the clock buffer was not auto-inserted by the ISE tools.  Hence my concern.

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
Visitor
srinathvarda
Posts: 12
Registered: ‎03-30-2012
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

I thank everyone here for extending your help to me,Due to some technical problems my work has been interrupted for now. I would appereciate if you further help me working out the solution after I resume my work.

 

 

Visitor
srinathvarda
Posts: 12
Registered: ‎03-30-2012
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

Finally it paid off. The serial transmission protocol is working. There was a fault in the hardware itself, the code was perfectly right. thank you gentlemen for your support. especially Bob and Gabor. i would have been lost without u. 

Visitor
srinathvarda
Posts: 12
Registered: ‎03-30-2012
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

To Bob,

 

I'm a boy by the way, 25 years old. and My name is Srinath Varda.

Expert Contributor
gszakacs
Posts: 5,253
Registered: ‎08-14-2007
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously


srinathvarda wrote:

Finally it paid off. The serial transmission protocol is working. There was a fault in the hardware itself, the code was perfectly right. thank you gentlemen for your support. especially Bob and Gabor. i would have been lost without u. 


Just out of curiosity, once you had the hardware fixed did you need to take out the inversion

on the serial data output?

 

-- Gabor

-- Gabor
Visitor
srinathvarda
Posts: 12
Registered: ‎03-30-2012
0

Re: small problem in my serial Transmission module synthesized using Verilog continuously

Yes, the protocol says that the bits shouldn't be inverted before sending. But due to the technical fault (malfunction of MAX3232) in the hardware I could able to get the characters when inverted before sending. The MAX3232 is suppose to do the invertion of bits. Hence the problem.