Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
jar
Visitor
jar
Posts: 13
Registered: ‎09-29-2011
0
Accepted Solution

EDIF to ngc

Hi,

I am trying to build a ofdm system using simulink and ISE. After generating the pcores from Simulink using system generator and exporting to EDK, I run synthesis, translate and map. It completes upto gobal optimization in map stage and then shows two errors

 

ERROR:PhysDesignRules:1829 - Incompatible programming for comp
   system_i/ofdm_txrx_mimo_plbw_0/ofdm_txrx_mimo_plbw_0/sysgen_dut/ofdm_txrx_supermimo_coded_x0/ofdm_tx_mimo_e561dc9ec3/
   ifft_39487f2855/fast_fourier_transform_6_0/fast_fourier_transform_virtex4_6_0_75b9f4ad63e04a0e_instance/blk00000003/b
   lk00000004/blk000002d4/blk000002f9. In SDP mode, DOA_REG and DOB_REG must be programmed the same.

 

ERROR:PhysDesignRules:1829 - Incompatible programming for comp
   system_i/ofdm_txrx_mimo_plbw_0/ofdm_txrx_mimo_plbw_0/sysgen_dut/ofdm_txrx_supermimo_coded_x0/ofdm_rx_mimo_cb53b24b6c/
   fft_chan_est_78ad11efee/fft_73b5a3d002/fast_fourier_transform_6_0/fast_fourier_transform_virtex4_6_0_a7832015336ab458
   _instance/blk00000003/blk00000004/blk000002d4/blk000002f9. In SDP mode, DOA_REG and DOB_REG must be programmed the   same.

 

I searched some answer records and found that it can be rectified by manually editing the EDIF. I generated the EDIF file from the ngc file of the pcore using ngc2edif command and made the necessary changes (just changed the integer value of one property from 0 to 1 as the answer record suggested).

Now how am I to generate the ngc file from edif file. I tried using the ngcbuild but it fails saying that one particular line in the edif file exceeds the 256 component name limit specified by the EDIF standards.

 

How am I proceed from this stage?

Expert Contributor
eteam00
Posts: 7,505
Registered: ‎07-21-2009
0

-- deleted --

[ Edited ]

-- deleted --

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
jar
Visitor
jar
Posts: 13
Registered: ‎09-29-2011
0

Re: EDIF to ngc

The reply suggested that I post the question in this implementation forum for further help. I will delete my post there. Is there any way other tahtn editing the EDIF file?

Xilinx Employee
brucey
Posts: 138
Registered: ‎03-24-2010
0

Re: EDIF to ngc

You may try add constraint "INST INST_name DOA_REG=1" to your ucf file.
jar
Visitor
jar
Posts: 13
Registered: ‎09-29-2011
0

Re: EDIF to ngc

Thanks, the problem was solved. But why does that problem arise in the first place?

Xilinx Employee
brucey
Posts: 138
Registered: ‎03-24-2010
0

Re: EDIF to ngc

Maybe you generate the core in previous version. Or there's inconsistence between synthesis tool and implenetation tool.Or the DRC rule is stricter in current version.

jar
Visitor
jar
Posts: 13
Registered: ‎09-29-2011
0

Re: EDIF to ngc

Thanks :)