Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Expert Contributor
gszakacs
Posts: 5,258
Registered: ‎08-14-2007
0

Re: P&R bug!!!

You don't necessarily need to keep hierarchy to use the ChipScope inserter.  I generally don't

even though it makes it a bit harder to find your nets by name.  You can also set the hierarchy

to "soft" which allows you to see hierarchical nets in the ChipScope inserter, while it also allows map

to flatten the design.  A third approach is to manually insert the ILA core into your design

so you don't need to use the ChipScope inserter.  Then even if the design gets flattened,

the ILA is still connected to the nets you want.

 

-- Gabor

-- Gabor
Super Contributor
nju044
Posts: 112
Registered: ‎11-11-2009
0

Re: P&R bug!!!

[ Edited ]

Hi, Gabor:

 

I took your advice and set the hierarchy to "soft". Although I haven't inserted ILA, but the status LED was right. 

 

Thank you very much and I'll keep you inform of latest progress. Thanks again !

Best Regard.

Ninos K.