04-25-2012 10:41 AM
I am using netgen to create post-PAR simulation models. I was wondering if there is any way to get netgen (or some other tool) to ouput the information about which signals go through which switch boxes. I can see this visually with FPGA Editor but wondered if there was a text-based form of that information.
Solved! Go to Solution.