Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
mishab
Posts: 2
Registered: ‎05-18-2012
0

13.4 microblaze error

Hello,

 

I have imported to 13.4 a design created in 12.4. The top level design drm_top instantiate a mpc microblaze i_ddr3_4g.

When trying to implement the design, during mapping process the following error is generated:

 

"The component "mpc/microblaze_i/clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst</arg> belongs to a RPM (its structure is printed below) with 5 instances in the design, and there are only 2 suitable sites to place such RPMs in the device."

 

Do you have any ideas what this could be and how to fix it?

 

Thanks,

Mihaela

 

 

 

 

Xilinx Employee
austin
Posts: 3,651
Registered: ‎02-27-2008
0

Re: 13.4 microblaze error

M,

 

When you migrate from an older version to a newer version, do not "upgrade" the IP cores when asked to do so.


Newer IP cores may have additional features, new designs, which are not compatible with the ones that you were using.  Generally, I never upgrade to anything new, after I have the design working.  I only upgrade if I have a bug that is fixed by a newer version, or I need the new features of newer versions.  This is common practive in the industry, where if you upgrade at every opportunity, you would never get anything done.

 

Austin Lesea
Principal Engineer
Xilinx San Jose
Visitor
mishab
Posts: 2
Registered: ‎05-18-2012
0

Re: 13.4 microblaze error

Hi Austin,

 

Thanks for your reply.

 

I tried to create in a new design using the same structure of my older design and using the new IP cores available in 13.4. Unfortunately, during the mapping process in ISE I got the same error, as previous described, caused by top level design input pin location (without Lock Constraint it works).