Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
xilinxbc
Posts: 3
Registered: ‎03-29-2012
0
Accepted Solution

CONNECTING GLOBAL CLOCK TO COUNTER CLK IN SCHEMATIC ENTRY

HI,

I am learning on an older CPLD starter kit (XC2XL) using schematic entry (for now). I want to use the external oscillator on the board to clock a 16 bit counter. I have a good start on the schematic and have instructions on connecting the counter IOs through IBUF or OBUF buffers and IO markers to pins. I can't see how to connect the counter clock input (CLK) to the oscillator through the global clock (GCK2). The oscillator connects to XC95072XL CPLD pin 44 called IO/GCK2.

 

How do I make pin 44 connection to global clock GCK2 , and make counter clock CLK connection to GCK2 on the schematic? 

 

Thanks

Bill

Expert Contributor
eteam00
Posts: 7,505
Registered: ‎07-21-2009
0

Re: CONNECTING GLOBAL CLOCK TO COUNTER CLK IN SCHEMATIC ENTRY

[ Edited ]

You would make this connection on the board schematic, not the CPLD schematic.

 

Are you designing a custom board?  Which schematic capture tool are you using?

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
Visitor
xilinxbc
Posts: 3
Registered: ‎03-29-2012
0

Re: CONNECTING GLOBAL CLOCK TO COUNTER CLK IN SCHEMATIC ENTRY

I am using the Digilent XC2XL starter kit for the board. The onboard oscillator is connected to pin 44 of the CPLD.
The datasheet pinout diagram designates this pin as IO/GCK2. I am using ISE Webpack in schematic design entry mode.
How do make the counter CLK input net in the Webpack schematic entry design connect to pin 44 GK2 (one of the global clocks).
Also how do I assign pin 44 to GCK2 mode and not IO mode?

Thanks,
Bill
Expert Contributor
bassman59
Posts: 4,669
Registered: ‎02-25-2008

Re: CONNECTING GLOBAL CLOCK TO COUNTER CLK IN SCHEMATIC ENTRY

The UCF is where you assign pins to signals.

You need to instantiate a BUFG so that the tools "know" that you're using that input signal on that pin as a clock.


----------------------------------------------------------------
Yes, I do this for a living.
Visitor
xilinxbc
Posts: 3
Registered: ‎03-29-2012
0

Re: CONNECTING GLOBAL CLOCK TO COUNTER CLK IN SCHEMATIC ENTRY

Thanks, you put me on the right track, it took awhile to get it right but it works.