07-13-2012 04:18 AM - edited 07-13-2012 04:21 AM
I do not know if partial reconfiguration is an option for IOSTANDARD configuration. If not, then you will need to re-synthesise and the configuration data will change.
-- Bob Elkind
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
07-13-2012 06:45 AM
You are designing to a fixed board and the iOSTANDARD should not need to be changed. Why do you think that you need to change the IOSTANDARD?
Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
07-13-2012 02:10 PM
Partial reconfiguration may be used for this purpose. In the past, I have seen customers make two (or more) different bitstreams, and use the 'diff' command to find the IO standard configuration bits, and then use ICAP to rewrite just those frames that need to be changed, with just those bits (to change the IO standards). The IOframes are kept in a BRAM, which is used as a ROM, or look up table. You look up what IO standard you want, and you load just those frames (you store the frame numbers with the frames, so you know which ones to load).
I have seen this used to program a board in a system, when the system does not know how many loads a board must drive, until the entire system;'s needs are determined (by a "roll-call" after power is applied).
It is not as fancy as a partial reconfiguration design, as only the IO frames need to be rewritten, and this may be done while everything is running, and will not disturb anything.
Xilinx San Jose