Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
glxidian
Posts: 31
Registered: ‎10-19-2011
0

Virtex-6 BPI configuration

In the BPI_UP configuration of Virtex-6 FPGA,we do not use the signals both "CSI_B" and "RDWR_B" , however both of the signals are grounded in the slave selectMap configuration.In the BPI_UP configuration,can i ground both of the signals ,in the ug360 ,i can not find the answer? If i ground the signals in the BPI_UP configuration,what reult will cause, the configuration can be done sucessfully?