- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic to the Top
- Bookmark
- Subscribe
- Printer Friendly Page
ml_605 DCI
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-11-2012 07:48 PM
In the schematics of ml_605,i found in a bank(for example bank 16)which was mixed LVDS signals and signle-end signals ,so the bank should be constrianed lvds 2.5v , and the bank had a DCI match.However in the bank 24(the bank was mixed LVDS signals and signle-end signals),so the bank should be constrianed lvds 2.5v also,the bank did not have DCI match. That's why? What's the differences between these two confiditions .I had known that using the DCI match can increase the integrity of signal.But I was fused when i should slect a DCI or not(use the pins VRN and VRP as DCI match or not).
Solved! Go to Solution.
Re: ml_605 DCI
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-12-2012 04:08 AM
DCI is a feature that has nothing to do with LVDS.
It is for other standards, Like LVDCI LVCMOS, and SSTL and HSTL DCI modes.
Principal Engineer
Xilinx San Jose
Re: ml_605 DCI
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-16-2012 06:39 AM
Thanks for you reply!
Re: ml_605 DCI
- Mark as New
- Bookmark
- Subscribe
- Subscribe to RSS Feed
- Highlight
- Email to a Friend
- Report Inappropriate Content
05-16-2012 10:07 AM
glxidian wrote:
Dear Jose:
Thanks for you reply!
Who is Jose?
----------------------------------------------------------------
Yes, I do this for a living.











