Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
puxiangjun1982
Posts: 11
Registered: ‎06-20-2012
0

PCIE I/O standard

I want to know PCIE I/O standard in virtex-6,who can tell me?

Expert Contributor
gszakacs
Posts: 5,253
Registered: ‎08-14-2007
0

Re: PCIE I/O standard

PCIe uses the GTP or GTX high-speed dedicated signals.  You can't change the IO standard

for these pins.  It uses CML (current-mode logic) differential signalling.  PCIe requires capacitive

coupling between transmit and receive pairs.  The capacitors are located near the transmitters.

 

-- Gabor

-- Gabor