Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Newbie
nigel_griffin
Posts: 2
Registered: ‎05-01-2012
0

picoblaze kcpsm3 to input 8-bits to my project

hi, doing a project with 5 inputs and 3 outputs, all the code is written, but stuck at the picoblaze section, I hve connected the picoblaze kcpsm3 and the rom files etc......but trying to testbench 8-bits sending to my inputs and 8-bits sendign to my outputs......basically sending 8-bits to one input and 8-bits to one output.......

 

my testbench is coming back with nothing, as the read and write lines are not enabled......how do you do this ???

 

do you write the code in assembly or in vhdl testbench

 

here is my entity below :

 

entity picooverall is
Port ( InputA : in STD_LOGIC_vector ( 7 downto 0);
InputB : in STD_LOGIC_vector ( 7 downto 0);
InputC : in STD_LOGIC_vector ( 7 downto 0);
InputD : in STD_LOGIC_vector ( 7 downto 0);
InputE : in STD_LOGIC_vector ( 7 downto 0);
Outputp1 : out STD_LOGIC_vector ( 7 downto 0);
Outputp2 : out STD_LOGIC_vector ( 7 downto 0);
OutputLed : out STD_LOGIC_vector ( 7 downto 0);
picoout : in std_logic_vector (3 downto 0);
reset : in std_logic;
clk : in std_logic);
end picooverall;

 

any suggestions thanks....

Newbie
nigel_griffin
Posts: 2
Registered: ‎05-01-2012
0

Re: picoblaze kcpsm3 to input 8-bits to my project

here is a few screen shots......maybe im missing something in test bench or .psm file

Expert Contributor
eilert
Posts: 2,085
Registered: ‎08-14-2007
0

Re: picoblaze kcpsm3 to input 8-bits to my project

Hi Nigel,

your attempt to provide some information to the forum for finding the problem in your design is commendable.

Unfortunately the interesting and helpful parts are missing.

 

This would be the following:

The parts of your PSM file where you are accessing the ports,

The HDL or schematic where the ports are decoded

The simulation waveforms of port_id and read/write_strobe signals.

 

Maybe, if you look at all of this carefully, you are also able to identify some conflicting situations and resolve them by yourself.

Otherwise, we can try to assist you if you provide sufficient ammounts of the above listed informations.

 

Your testbench code looks quite OK so far.

Maybe you could add some more runtime for the simulation.

Processors tend to do something useful even later than expected. ;-)

 

Have a nice synthesis

  Eilert