Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Newbie
chuyantao
Posts: 1
Registered: ‎05-27-2011
0

Re: Xilinx DDR2 Interface Simulation Memory Range Limits

I also facing this new error,

waiting for reply!

thanks!

Expert Contributor
rcingham
Posts: 2,010
Registered: ‎09-09-2010
0

Re: Xilinx DDR2 Interface Simulation Memory Range Limits

Do what it says in post 5 in the thread.

If you run out of memory, you need a 64-bit simulator running on a 64-bit OS.

------------------------------------------
"If it don't work in simulation, it won't work on the board."
Visitor
ssudhasa
Posts: 15
Registered: ‎12-21-2011
0

Re: Xilinx DDR2 Interface Simulation Memory Range Limits

Hi,

 

I am also getting the same error, I am using 1 GB ddr2 memory size.

 

I have tried the 'define+MAX_MEM option' , but using this modelsim crashes ,

 

does any budy got the solution of this issue.

 

--Sudhanshu saxena

Expert Contributor
rcingham
Posts: 2,010
Registered: ‎09-09-2010
0

Re: Xilinx DDR2 Interface Simulation Memory Range Limits

How does ModelSim crash?
Is there any message on the transcript file?
Is there a 'vish_stacktrace.vstf' file?

What version of ISE are you using?
What version of ModelSim?
What version of ddr2 model?

------------------------------------------
"If it don't work in simulation, it won't work on the board."