Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
armena
Posts: 2
Registered: ‎06-28-2012
0
Accepted Solution

BUFPLL not locking despite PLL lock?

I'm a bit stumped. I've been trying to use the ISERDES2 and IODELAY2 to deserialize a 1080i TMDS signal running at a pixel clock of 74.25MHz. I've set up a PLL to get a bit clock (10x the input) and a half-pixel clock (2x input, deserializing 5 bits of a 10 bit pixel at a time), feeding a BUFPLL to get the SERDESSTROBE signal. The BUFPLL is set up #(.DIVIDE(5)) and is getting the bit clock from the PLL and the half-pixel clock from a BUFG. In simulation, everything locks up to the input clock and the BUFPLL generates a lock signal and a strobe, but when I test it on an Atlys board, the BUFPLL LOCK signal never goes high. 

 

I checked for the presence of the pixel and half-pixel clocks out of the PLL by throwing together some counter dividers on the chip and blinking some LEDs. I also measured the frequency of the divided output and determined that it corresponded to the 74.25MHz input. Bringing the PLL lock out to an LED also shows that it locks up to a signal no problem. Is the BUFPLL just being optimized out of the design because I'm not routing the IOCLK output anywhere yet? Any ideas on how to troubleshoot further without a high-speed oscilloscope?

 

Thanks,

Andrew

Expert Contributor
rcingham
Posts: 2,114
Registered: ‎09-09-2010
0

Re: BUFPLL not locking despite PLL lock?

Do you have a ChipScope Pro license?

------------------------------------------
"If it don't work in simulation, it won't work on the board."
Expert Contributor
eteam00
Posts: 8,330
Registered: ‎07-21-2009

Re: BUFPLL not locking despite PLL lock?

Is the BUFPLL just being optimized out of the design because I'm not routing the IOCLK output anywhere yet?

Any ideas on how to troubleshoot further without a high-speed oscilloscope?

 

The simplest answer is to connect some load(s) to the BUFPLL IOCLK output.  Until you do this, you shouldn't be too concerned about this problem.

 

By the way, the synthesis reports should warn you of trimmed logic, and the Design Summary reports the count of BUFPLLs and BUFPLL_MCBs  (separately) in your design.

 

A 500MHz or better oscilloscope is still a very useful tool for hardware design, but the problem you describe does not (yet) require one.

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
Visitor
armena
Posts: 2
Registered: ‎06-28-2012
0

Re: BUFPLL not locking despite PLL lock?

Thanks! I wired up an OSERDES to the BUFPLL outputs and it started outputting the lock signal as expected.