Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home

Synthesis

Reply
Topic Options
pplaza
Contributor
pplaza
Posts: 31
Registered: ‎10-26-2011
0

Re: Synthesis failure

Options

‎04-25-2012 01:02 PM

Hi Prashantb,



You wrote: "In my code I have used 7 for loops and most of them are cascaded, could it be the reason?"



It is possible to view your code?



If not, ensure you are not using the cascaded loops as it is made in Software, because it could be the reason.

 

Message 11 of 11 (422 Views)
 
Reply
Please use plain text.